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ABSTRACT: 
Common mode current strongly depends on stray 
capacitance of each circuit node, especially those with 
high dv/dt and di/dt. To build a simple model for 
conducted common mode current in switching circuit a 
computer software based on Partial Element Equivalent 
Circuit (PEEC) method is used to calculate the parasitic 
elements of the printed circuit board (PCB). Simulation 
results agree well with experimental results up to 10 MHz. 
I. INTRODUCTION 
It is well known that differential mode DM noise is caused by 
switching operations of the circuit. However, common mode 
CM noise, a dominant component of EMI, is more 
complicated and not readily understood. Therefore, conducted 
Electromagnetic Interference (EMI) is a major concern for 
power electronics engineers. Accurate EM1 prediction using 
parasitic elements extraction are necessary. 
Paul’’] presented a model for common mode noise and 
represented the noise source by a current source. However, he 
did not elaborate on the formation of the noise current, and 
the model is inadequate for switching circuits. Nakahara12] 
presented a high frequency model for common mode noise in 
switching power converter, where he used a voltage source to 
represent the switching action. Unfortunately, not all stray 
capacitances to ground are considered in his model. 
Considering the influences of stray capacitance, a simplified 
model for a switching circuit is presented in this paper. It is 
true that conducted CM current is mainly caused by switching 
operations and stray capacitances. Hence stray capacitance of 
every node to earth are considered in the modelL3]. Switching 
action is modelled by a switched voltage source. 
The parasitic elements of the PCB tracks are calculated by 
using computer software “StatMod” (capacitance calculation) 
based on the PEEC method. Simulation of the proposed 
model is done by Pspice simulator. 
Simulation results are compared with the experimental 
measurement, satisfactory comparison is achieved up to 10 
MHz and confirms the validity of this model. 
11. ASSUMPTIONS FOR SIMF’LIFICATION 
The conductive CM current in a switching circuit is caused by 
dvldt at each node of a switching circuit and its associated 
stray capacitance. By this proposition we draw the following 
rules to build up a simple CM current model for a switching 
circuit with high dvldt. 
1. Replace an active semiconductor switch by a voltage 
source with the same voltage mveform as seen across the 
semiconductor switch. This is the first step to simplify a 
switching circuit. Very often a full semiconductor model has 
too many parameters to manipulate and does not allow an 
engineer to study the effect of dvldt on the power circuit 
easily. An independent voltage source is a simple way to 
represent such an effect. 
2 .  Present stray capacitance at each circuit node to the model, 
since stray capacitance at each circuit node to earth forms a 
path for common mode current. Stray capacitance, which 
should be represented accurately and very often, is dictated by 
layout and the shape of the printed circuit board conductor of 
that node. Such a capacitance is usually too small and too 
difficult to be measured. Therefore we use a Finite Elemnt 
Analysis (FEA) software program called ‘I StatMod” to 
calculate the capacitance concerned according to the shape of 
the printed circuit board trace. 
3. Introduce an AC equivalent circuit to the model. Noise 
measurement usually ignores DC component in a circuit. 
Therefore a DC source can be ignored. This can simplify the 
model to a considerable extent. 
4. Represent all components by their high frequency AC 
equivalent circuits. The frequency range in the conducted 
EM1 range goes up to 30MHz. At such high frequencies, 
many passive components can no longer be represented by 
their ideal models. The proper equivalent circuit can be 
measured and used in the model. 
III. MODELING 
A typical switching circuit is shown in Fig. 1 .  The switching 
circuit is connected to a Line Impedance Stabilization 
Network (LISN), which provides a stable line impedance 
(50 0 ). And prevents also the external noise from 
contaminating the measurements over the frequency range of 
the conducted CM noise. A high frequency equivalent circuit 
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Fig.1 are appropriately modeled as shown in Fig.2 [@'I, where 
the dashed block represents the high frequency equivalent 
~ .~ 
circuit of the LISN. 
The other parameters in this equivalent circuit shown in Fig.2, 
such as the equivalent series resistances (ESR) and equivalent 
series inductances (ESL) of the input capacitor and the 
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resistor, can be experimentally determined by using an 
impedance analyzer HP4 194. 
The circuit model used for the simulation was represented 
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\ with the input capacitor impedance and the resistor 
impedance as a function of the parasitic elements, which are 
necessary for the investigation of the high frequency behavior 
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Fig.1 Actual circuit schematic 
Fig.2 Conducted CM model for the switching circuit in Fig.] 
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While Cj, C2, and C3 are referred to the stray capacitances of 
the traces of the PCB layout, which can be calculated by 
means of the StatMod software. This software can be used 
for parasitic parameters calculation. It is achieved by 
discretizing the structure of the circuit layout in small 
elements and calculating its parasitic parameters by using 
simplified Maxwell equations with high accuracy. Its consists 
of field simulation program working in a frequency domain 
and can calculate the self capacitances and their matrix 
representations of the conductor system as shown bellow 
rather than using traditional equations as used in [ 13,141. 
A lumped capacitance matrix (values in Farad) form is shown 
below: 
1 4.54e - 12 O.OOe + 00 O.OOe+ 00 0.00e+ 00 15.7e-12 O.OOe+ 00 O.OOe + 00 O.OOe + 00 9.5e - 12 
The simplified model used in this paper has three conductors 
with a shape shown in Fig.3,where the conductors are defined 
as three polygons placed horizontally on the top layer of the 
dielectric, and the ground plane is placed on the bottom layer. 
After drawing and running tasks, StatMod program can 
automatically calculate the self capacitances of the conductors 
c d l ,  c d 2  and c d 3  . 
\ 
Ground plane 
Fig.3 Conductor system schematic used for 
selfcapacitances calculation 
IV EMI PREDICITON OF CM CURRENT 
Based on the simple model shown in Fig.2 and the extraction 
method of PCB traces described above, prediction of 
conducted CM current in the switching circuit is able to be 
performed as shown in Fig.4, where a comprehensive flow 
chart is illustrated. 
parameters of PCB traces 
Noise level prediction 
with circuit simulator 
Performance categorization L-fp 
Fig.4 Prediction of EM1 behavior of the switching 
circuit 
First of all, the switching power circuit topology is selected 
and its layout is properly made. Then combine all essential 
parasitic parameters of the passive components modeled with 
high frequency elements, and of PCB layout traces calculated 
with StatMod computer software. The n e t  step is to predict 
and analyze conducted CM noise for the modeled circuit 
using circuit simulator PSpice. And then compare the noise 
level with EM1 compliance standards. If the simulation result 
doesn’t meet the EM1 compliance, the designer will be 
informed to modify the layout. Then the prediction will 
process another time until EM1 compliance is satisfied. 
V. SIMULATION AND EXPERIMENTAL RESULTS 
The simulation result of CM current noise summing of the 
currents through the three stray capacitances to earth is 
represented in Fig.5. Experimental measurement is carried out 
using the circuits shown in Fig. 1. Two input power leads are 
passed through a high frequency current transformer 
simultaneously to measure the common mode current 
involved. The experimental result is shown in Fig. 6 .  The 
experimental measurement result agrees reasonably well with 
the simulated result up to 10 MHz. To be able to compare the 
simulation and experimental results we have to use the 
conversion relationship [*I as follows: 
k(dBuV) = 2010gUNr (1) 
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Where 
k: Voltage ratio 
U: Measured voltage. 
Ur: Reference voltage equal to luV. 
The sensitivity of the current probe used is equal to 2 ( I /  fi ). 
Then the voltage measured across the probe determines the 
current: 
I = 2 X U  (2) 
In the comparison of the predicted and the measured 
conducted CM noise, the amount of the attenuation lOdB of 
transient limiter with frequency range of 9KHZ-2OOMHz 
and the gain of 28dB of the amplifier with a frequency range 
of 9KHz-1.3GHz should be taken into consideration. 
The trend of the simulated result follows the measured one in' 
the lower frequency range(under 1 OMHz). 
VI. PROPOSED MODEL PERSPECTIVE 
The modeling approach used in this paper can be extended to 
the switching mode power supply SMPS. In this case the 
magnetic component must be accurately modeled and the core 
affect on the common mode noise must be also taken into 
consideration in order to provide satisfied simulation results[41 
. In addition to the eddy current generated by the core, which 
causes uneven current distribution in each trace and it also 
can be accounted for during parasitic parameters 
extraction'"]. As a matter of fact, the losses and the energy 
storage in the windings of a magnetic component depend not 
only on the physical characteristics of the component, but also 
on its working mode. The frequency and the waveforms of 
both the current and the voltage affect clearly the 
performance of the magnetic component. Therefore these 
factors should be taken into account when modeling magnetic 
component. Furthermore, the model must involve high 
frequency losses in the core and in the windings (skin and 
proximity effects) in a frequency range up to 30MHz (upper 
limit of conducted EM1 standards). In this case, it is possible 
to simulate the generation, transmission and the damping of 
high frequency ringing in the magnetic component. 
More realistic agreement between the simulation and the 
measurements over wide conducted EM1 frequency range in 
magnitude values and envelop shapes can be obtained, if 
complete extraction of parasitic elements, such as green wire 
inductance b, which is responsible of blocking the 
Conducted CM noise flowing trough b e  green wire path, is 
performed""]. The neglected self- mutual inductance Li, for 
each PCB trace might affect the conducted CM current noise 
flowing through these conductors. Likewise, the capacitances 
Cp and & from drain node (hot node) to input line, can 
contribute to significant EM1 noise['51 too. The neglected 
parasitic parameters are shown in Fig.7 drawn with dashed 
lines. 
1 MHz 10 
Fig.6 Experimental result of the conducted CM noise Current. 
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Fig.7 Model with additional stray parameters having possible effect on conducted CM noise. 
W. CONCLUSION 
A set of rules to establish a simple comprehensive model for a 
switching circuit is presented in this paper. These rules are 
applied to a simple switching circuit and a comprehensive 
model is established by simplified parasitic elements 
extraction. Simulation results agree well with experimental 
results up to 1OMHz. The rules can be applied to switching 
Mode Power Supply SMPS and produce a comprehensible 
model too. Also the results establish a fact that common mode 
current is largely affected by stray capacitance of all nodes in 
a switching circuit with considerable dvldt. 
References: 
[ l ]  C.R. Paul, “Diagnosis and reduction of Conducted Noise 
Emissions”, IEEE Transactions on EMC, Vol. 30, No. 4, 
November 1988. 
[2] Nakahara, “Surge and Noise Generation in Forward DC- 
to-DC Converter”, IEEE Transactions on Aerospace and 
Electronic Systems, Vol. AES-21, No. 5, September 1985. 
[3] Wu Xin; Poon, N.K.; Lee, C.M.; Pong, M.H.; Z.M Qian 
“A Study of Common-Mode Noise in Switching Power 
Supply from a Balancing Viewpoint.” Proc.of IEEE 
[4] M. Kchikach, M. H. Pong, Z. M. Qian “The influence of 
magnetic component on common-mode current in boots 
converter” Proc. of IEEE IPEMC’2000, Vol:2,2000 
PEDS’P9 Val: 2,1999 pp, 621 -625. 
pp,925-929. 
[5] C. R. Paul, “Introduction To Electromagnetic 
Compatibility”, First edition, Wiley 1992 
[6] K Harada, “Switching Converter and Magnetics ”, 
Koosuke Harada, Ohmsha. 
[7] J.P. Mills, “Electromagnetic Interference (Reduction in 
Electronic Systems)”, Prentice-Hall 1993. 
[8] Laszlo Tihanyi,” Electromagnetic Compatibility in power 
Electronics” J. K. Eckert 1995. 
magnetic Interference (EMI) Due to Non-Conducted Paths 
in switching Mode Converter” Proc. of IEEE 
[9] Franki. N.K.Poon, Joe.C.P.Liu, M. H. Pong,“ Electro- 
IPEMC’2OO0, V01:1,2000 pp,252-258 
[ 101 Montrose, Mark I “ Printed Circuit Board Design 
Techniques for EMC Compliance” institute of Electrical 
& Electronics Engineers, 1996. 
Conducted EM1 analyzis of a Boost PFC Circuit” 
[ 121 M S Britton, R Merchant, M L Scholz “ Models of high 
frequency Electromagnetic Interference” Proc. of IEEE 
HF Radio System Techniques 1997, Conference Pub 
[ 131 Philip F.Okyere and L.Heinemann” Computer-Aided 
[ 1 11 Wei zhang, Michael T. Zhang, and Fred C.Lee “ 
Proc.of IEEE PESC’ 1 9 9 7 , ~ ~  223-229 
N0.411 1 9 9 7 , ~ ~  9-13. 
Analysis and reduction of Conducted EM1 in Switched 
Mode Power Converter, IEEE APEC’1998, pp.924-928. 
Development of an Integrated CAD Tool for Switching 
Power Supply design with EMC Performance valuation” 
IEEE Trans.on Industry applications, Vo1.34,N02, 1998. 
[ 151 Franki. N. K. Poon “Electromagnetic interference(EM1) 
due to non conducted coupling paths in Switching Mode 
Converter” proc.of IPEMC’2000.vol: 1,2000 pp, 252-257. 
[ 141 Michael K.W.Lee,C.K.Tse and 0.B.Peter Chan “ 
95 
